Recently, integrated flexible devices based on silicon nanowires (Si-NWs) have received significant attention as high performance flexible devices. However, most previous assembly methods can generate only specifically-shaped devices and require unconventional facilities, which has been a major hurdle for industrial applications. Herein, we report a simple but very efficient method for assembling Si-NWs into virtually generally-shape patterns on flexible substrates using only conventional microfabrication facilities, allowing us to mass-produce highly flexible low-noise devices. As proof of this method, we demonstrated the fabrication of highly bendable top-gate transistors based on Si-NWs. These devices showed typical n-type semiconductor behaviors, and exhibited a much lower noise level compared to previous flexible devices based on organic conductors or other nanowires. In addition, the gating behaviors and low-noise characteristics of our devices were maintained, even under highly bent conditions.
Introduction
Recently, flexible devices have received considerable attention for their applications in electronics [1] , displays [2] , sensor chips [3] , solar cells [4] and therapeutic devices [5, 6] . In particular, flexible devices based on silicon nanowires (Si-NWs) have been studied extensively because they have high mobility [7, 8] and flexibility [9] . There are several reports regarding fabrication methods for Si-NW-based flexible devices, such as fluidic flow assembly [10] , the LangmuirBlodgett technique [11] , electric field assembly [12, 13] and the dry-transfer printing method [14] .
However, most of the previous methods generate only specificallyshaped devices and require unconventional equipment, which has held back their practical applications. Recently, we reported a method to prepare arbitrarily-shaped Si-NW patterns on solid substrates [15] . However, the massive integration of arbitrarily-shaped Si-NW devices with high reliability and low-noise levels still remains a challenging problem.
In this paper, we report a simple but very efficient method for assembling Si-NWs into virtually generallyshaped patterns on flexible substrates using only conventional microfabrication facilities, allowing us to mass-produce highly flexible low-noise devices.
In this method, SiNWs were first functionalized with an amine-terminated selfassembled monolayer (SAM) to prepare well-dispersed Si-NW suspensions. The Si-NWs were then assembled on flexible substrates via the directed assembly method [15] [16] [17] , and the Si-NW patterns were utilized to fabricate low-noise flexible Si-NW devices. As proof of this method, we demonstrated the fabrication of highly bendable top-gate transistors based on Si-NWs. These devices showed typical n-type semiconductor behaviors, and exhibited much lower noise levels when compared with previous flexible devices based on organic conductors [18] [19] [20] or other nanowires [21, 22] . In addition, the gating behaviors and low-noise characteristics of our devices were maintained even under highly bent conditions. Considering that this method relies only on conventional fabrication facilities, it can be readily utilized by the device industry today.
Experimental methods
The schematic diagram depicting our fabrication method is shown in figure 1 . First, a polymeric acid, as a precursor, was coated onto SiO 2 sacrificial substrates using the spin-coating method. By curing the precursor, we produced a polyimide film on the SiO 2 substrates. Afterward, a thin SiO 2 layer was deposited on the polyimide substrates as a buffered layer for assembling Si-NWs. The assembly process of Si-NWs onto the SiO 2 layer on polyimide substrates is similar to previous assembly methods [15, 17] . Neutral and negatively charged regions were created on the SiO 2 layer on polyimide substrates by patterning a SAM. In the case of the SiO 2 layer, a methylterminated octadecyltrichlorosilane (OTS) SAM was patterned via photolithography [17] , while leaving some bare SiO 2 regions. Here, the methyl-terminated SAM worked as a neutral region. The bare SiO 2 surface exhibited weak negative charges in DI water due to the hydroxyl groups (−OH). The solution of positively charged amine-functionalized Si-NWs was prepared as reported previously (sample preparation method in the supporting information available at stacks.iop.org/Nano/21/ 145302/mmedia) [7, 15, [23] [24] [25] . When the patterned substrates were exposed to the Si-NW solution, the positively charged Si-NWs were adsorbed onto the negatively charged bare SiO 2 regions. The substrate was then rinsed with DI water to remove any non-specifically adhered nanowires. We applied an oxygen plasma cleaning process to the substrate for 1 min (power ∼ 10.15 W) to remove OTS and APTES molecular layers.
After patterning the photoresist, we deposited Au/Ti (50 nm/10 nm) via thermal evaporation, followed by a lift-off process to fabricate source and drain electrodes. After depositing a top-gate insulating layer (Al 2 O 3 40 nm) via atomic layer deposition (ALD), the topgate electrode (Au/Ti = 50 nm/10 nm) was also fabricated by the conventional lift-off process. Additional SiO 2 or polyimide films were then deposited on the devices to form an encapsulating layer. These capping layers serve as protective layers, preventing delamination of the gate electrodes and compensating for the stress that is concentrated on the Si-NW devices when the devices are bent [1] . Finally, we peeled off the flexible Si-NW devices from the sacrificial layer. The compatibility of our strategy with conventional microfabrication processes should make our method easily accessible to today's device industry for practical applications. 
Results and discussion

Assembly of Si-NWs on SiO 2 -coated polyimide substrates
Figure 2(a) shows scanning electron microscopy (SEM) images of the Si-NWs grown on SiO 2 substrates. The single crystalline Si-NWs were grown with a controlled diameter of 40-60 nm. For our assembly process, we utilized SiNWs coated with APTES SAM. The transmission electron microscope (TEM) image shows that the Si-NWs coated with APTES and dispersed in DI water still maintain their crystallinity with a 3.0 nm thick native oxide (figure S1 in the supporting information available at stacks.iop.org/Nano/ 21/145302/mmedia). These results confirmed that the surface functionalization and dispersion processes did not damage the crystalline structures of the Si-NWs. By functionalizing SiNWs with APTES molecules, we were able to prepare welldispersed suspensions of Si-NWs. The APTES-coated SiNWs exhibited positive charges in solution. Thus, they were selectively adsorbed onto the negatively charged SiO 2 surfaces by electrostatic force, while the neutral OTS SAM prevented the nanowire adsorption ( figure 2(b) ). It should be noted that the Si-NWs did not cross the boundary of the SAM patterns, in accordance with previous results regarding carbon nanotubes and other NWs. This result indicates that our method can be utilized to assemble functionalized Si-NWs onto specific regions on flexible substrates. Most previous methods for assembling Si-NWs, such as the flow-cell and dry-transfer methods, have inevitably needed external forces and generate patterns of Si-NWs oriented in a specific direction. In our work, we could easily prepare arbitrarily-shaped Si-NW patterns without any additional external force ( figure 2(c) ). This is one of the most important advantages of our assembly method, because the necessity of an additional external force and the limitation of aligned directions can be a significant hurdle in applying the method for industrial applications. We prepared a 10 × 10 array comprised of junction-shaped Si-NW patterns within a 1 cm 2 area ( figure 2(d) ). Since our method relied on only conventional microfabrication facilities, we could massproduce our devices over a large surface area.
Electrical characteristics of Si-NW devices
The optical image in figure 3(a) shows a 10 × 10 array of Si-NW junctions with Au/Ti electrodes (50 nm/10 nm) as the sources and drains. The inset shows the SEM image of a Si-NW junction. The channel length of the Si-NW junction is 2 μm, and the Si-NWs were absorbed onto a 2 μm wide region of the junction. Note that the assembled SiNWs on flexible substrates formed stable structures so that we could perform additional microfabrication processes to build integrated electronic devices. The integrated top-gate Si-NW transistors, after depositing the insulating layer via ALD and fabricating the top-gate electrode, are shown in figure 3(b) . The inset of figure 3(b) shows the SEM image of a top-gate Si-NW transistor. It is the same junction as that shown in the inset of figure 3(a) . The results indicate that our assembly process is compatible with conventional thin film deposition processes such as ALD.
The electric characteristics of the fabricated top-gate Si-NW transistors are shown in figure 3(c) . The typical I ds -V ds curves ( figure 3(c) , inset) are linear at all measured gate voltages, indicating that the contacts are ohmic in the Si-NW devices. The source-drain current (I ds ) increased as the gate bias (V g ) increased from −30 to 10 V, indicating the n-type gating behavior of our n-doped Si-NW-based channels. Our Si-NW devices exhibited a transconductance (g m = dI ds /dV g ) of approximately 206 nS, and an on/off ratio (I on /I off ) of approximately 5.29 × 10 3 , for V ds = 1 V. This gating behavior is similar to those of previous devices prepared by other fabrication methods [26] . It indicates that our device characteristics were not affect by the APTES molecular coating which was used to positively charge the Si-NWs during our assembly process. Presumably, APTES molecules were adsorbed only onto the silicon oxide layer on the nanowire without affecting the Si channel in the nanowire. Moreover, they were mostly removed from the nanowire surface by the plasma cleaning and high-temperature ALD steps during our fabrication process (figure 1).
It also should be noted that our nanowire-based devices exhibited a rather uniform resistance distribution compared with those prepared by previous methods (figure S2(a) in supporting information available at stacks.iop.org/Nano/21/ 145302/mmedia). Such uniformity can be attributed to the selflimiting behavior of our nanowire assembly process, where the first adsorbed Si-NWs prevented the adsorption of additional Si-NWs (figure S2(b) in supporting information available at stacks.iop.org/Nano/21/145302/mmedia) [15] . During our assembly process, Si-NWs were quickly adsorbed onto the bare substrate regions at first, and then the adsorption was slowed down. Eventually, the density of adsorbed Si-NWs saturated to a certain value, allowing us to prepare a Si-NW layer with uniform density. This self-limiting behavior of our assembly process should allow us to mass-produce nanowirebased devices with rather uniform characteristics for practical applications.
We performed a simulation to calculate the surface electric potential around the top-gate Si-NW transistors ( figure 3(d) ). It allowed us to calculate the capacitance of the nanowire channels and top-gate, which was utilized to estimate the mobility of our channels. We calculated the carrier mobility μ of the Si-NW devices on flexible substrates by using a combination of the classical mobility equation, [27, 28] . Here, L and C g represent the channel length and gate capacitance, respectively. The carrier mobility μ estimated from the transconductance equation was ∼12 cm 2 V −1 s −1 . It should be noted that the mobility of our devices was worse than that of the best Si-NW devices reported previously [8] , but was much better than that of organic conductor-based devices [29] [30] [31] [32] . 
Bending and noise characteristics of Si-NW devices
Si-NW devices fabricated by our manufacturing process endure highly bent conditions ( figure 4(a) ). Such bendability is enabled by an encapsulating polyimide layer which prevents delamination of the Si-NW devices and fracture of the electrode. Figure 4(b) shows the gating behaviors of Si-NW devices after being bent with different bending radii, ranging from infinite to 4 mm. The gating behaviors of the Si-NW devices were maintained while the devices were bent. This result indicates that the contacts between the Si-NWs and metal electrodes were not detached and the physical properties of Si-NW devices were maintained very well, even under highly bent conditions. In our process, an encapsulating layer was utilized to position our devices in the neutral mechanical plane, which defined the position where the strains were zero. Thus, we could minimize the delamination of top-gate electrodes and other device structures even under highly bent conditions. The flexibility of the Si-NWs and the capping layer enabled us to fabricate highly bendable devices.
The low-frequency noise characteristics of our flexible Si-NW devices are presented in figure 4(c). Hooge's model can be used for the empirical description of noise phenomena using the following formula [33] :
Here, A and β were determined by fitting the noise power spectrum onto a log-log scale. In our devices, the β value was estimated in the range of 0.95-1.1, which indicated a typical 1/ f noise behavior of our devices. The noise behavior can be characterized based on the empirical Hooge's relationship [21, 33, 34] :
where A is the noise amplitude, N is the total number of carriers in the sample, and α H is Hooge's parameter. Hooge's parameter is a good indicator of the device's noise level, thus showing the process' quality. The calculated Hooge's parameter of our Si-NW FETs is 1.178 × 10 −3 . Note that this is the first attempt at a noise measurement of nanowire devices on flexible substrates. The result indicates that the noise of our flexible Si-NW based devices is slightly larger than those (10 −6 -10 −3 ) of low-noise Si or Si-NW based devices on rigid substrates [35, 36] . However, it is much lower than those (>5 × 10 −3 ) of any flexible devices based on nanostructures or organic conductors [18, 19, 21, 37] . Notably, our devices maintained low-noise characteristics even under highly bent conditions ( figure 4(d) ). Presumably, the presence of the capping layer, and the location of the Si-NW device layer near the neutral mechanical plane, enabled retention of the lowfrequency noise characteristics of Si-NW devices even under highly bent conditions.
Conclusion
In summary, we developed a method to mass-produce highly bendable low-noise Si-NW based devices using only conventional microfabrication facilities. This process allowed us to prepare arbitrarily-shaped Si-NW devices on flexible substrates using only conventional microfabrication facilities. We fabricated top-gate Si-NW transistors, and measured the electrical properties and noise characteristics while the devices were bent. By coating an encapsulating layer on the fabricated devices, we were able to locate our devices in the neutral mechanical plane, preventing delamination of the device structures. The noise characteristics of our flexible Si-NW devices were better than any reported flexible devices, even under highly bent conditions. This research may pave the way for fabricating flexible, integrated Si-NW-based devices.
